5/ PRTS

Method for fabricating a stepped profile from a layer sequence

DESCRIPTION

5

Technical field

The present invention is concerned with the field of semiconductor process technology. It relates to a method for fabricating a stepped profile from a layer sequence according to the preamble of the first patent claim.

Prior art

15

20

25

30

10

In order to form a patterning of metallic layers applied on semiconductors, a multiplicity of known techniques are usually used in a plurality of successive patterning steps. Ιt is often the case here that firstly a photoresist is applied as a protective layer to a metallic layer or a metallic layer sequence. A resulting first photoresist layer is subsequently exposed through a exposure mask. Afterward, depending on constitution of the photoresist, either an exposed or an unexposed region of the photoresist layer can be removed, so that the unexposed or the exposed region remains. The metallic layer or layer sequence is then etched in one or patterning steps. Various etching methods available in this case: etching in aqueous solution, dry etching, reactive ion etching or a combination of these methods. In this case, the residual region of photoresist layer prevents or delays etching of regions of the metallic layer or layer sequence that are located below it.

35

In this case, a not inconsiderable total outlay may result, particularly if a complex patterning has to be performed and/or a layer sequence comprising a multiplicity of individual layers has to be etched. The

number of required patterning steps increases in such cases, different etching methods or at least different etchants often being required for different patterning steps. In some instances, it is also necessary in this case, between two patterning steps, for one or more further photoresist layers to be applied again and exposed through further exposure masks and for exposed or unexposed regions of the further photoresist layers to be removed.

10

When a plurality of masks are used, however, the overall process becomes increasingly inaccurate, in particular on account of orientation problems when positioning the exposure masks.

15

20

25

30

An exemplary application for the patterning of layer sequences is applying electrodes on semiconductor chips in particular for semiconductor chips which are used in pressure-contact-connectable power semiconductor modules with a module housing that is not hermetically Such semiconductor chips advantageously comprise a layer sequence made of Ti, Ni and Aq for the purpose of electrical contact-connection, a Ti layer being located closest to the semiconductor Depending on an internal structure of the semiconductor chip and a fabrication process, this layer sequence has to be patterned at various locations, for example in a region between a main electrode and a gate electrode. In this case, typical structure sizes are generally less than 0.5 mm.

When patterning the Ti/Ni/Ag layer sequence by means of etching, care has to be taken to ensure undercut regions are formed, since contaminants and/or 35 deposits may form such in regions during fabrication process or operation of the semiconductor and they are difficult to remove, but may adversely influence an operating behavior the

semiconductor chips or may even lead to the destruction thereof.

Summary of the invention

5

10

Consequently, it is an object of the invention to specify a method of the type mentioned in the introduction which manages with the fewest possible patterning steps, it not being necessary to apply protective layers between the patterning steps.

This and other objects are achieved by means of a method for forming a stepped profile from a layer sequence having the features of the independent patent 15 claim. In this case, in a first, second and third patterning step, respectively, a first, second third layer partial sequence are in each case removed partially i.e. apart from a first, second and third residual layer partial sequence, respectively. In the 20 second and third patterning steps, this is done by the action of a second and third etchant respectively. According to the invention, in the second patterning step, the first residual layer partial sequence is in this case undercut, i.e. a region of the second layer 25 partial sequence that lies below it is removed. A first projection of the first residual layer partial sequence that is formed in this case is removed again in the third patterning step in order to obtain the desired stepped profile.

30

In one preferred variant of the method, a first etchant is used in this case in the first patterning step, first etchant is preferably substantially identical chemically to the third etchant used in the 35 third patterning step. this case, In an identical etching bath may advantageously be used for the first and third patterning steps, which further reduces the complexity of the method and permits the method to be carried out more economically and with greater ecofriendliness.

Further advantageous refinements of the invention are specified in the dependent claims, advantages and features becoming evident from the detailed description below of preferred variants of the invention in conjunction with the drawing.

10 Brief description of the drawings

20

30

Figure 1 shows a starting product for the method according to the invention.

15 Figure 2 shows a first intermediate product resulting from the first patterning step.

Figure 3 shows a second intermediate product resulting from the second patterning step.

Figure 4 shows a final product resulting from the third patterning step.

Figure 5 shows a semiconductor chip with a stepped profile formed according to the method according to the invention after the removal of a photoresist layer.

The reference symbols used in the drawings and their meaning are summarized in the List of Reference Symbols. In principle, identical reference symbols designate identical parts.

Ways of embodying the invention

Figure 1 shows a starting product for the method according to the invention, comprising a layer sequence 2 - applied on a semiconductor chip 1 - made of an Ag layer 21 as first layer partial sequence, an Ni layer

22 as second layer partial sequence and a Ti layer 23 as third layer partial sequence. A first thickness d_1 of the Ag layer 21 is preferably a few micrometers, and a second thickness d_2 of the Ni layer 22 and a third thickness d_3 of the Ti layer 23 are preferably in each case a few tenths of a micrometer. A part of the Ag layer 21 is covered by a photoresist layer 3 as a protective layer.

10 In order to form a stepped profile in the sequence 2, first of all, in a first patterning step, the Ag layer 21 is etched using a chemical solution comprising hydrogen peroxide (H2O2), ammonium hydroxide (NH_4OH) and water (H_2O) as a first etchant. A solution 15 in which H_2O_2 , NH_4OH and H_2O are present in a volume ratio of $H_2O_2:NH_4OH:H_2O = 1:x:y$, is preferably used as first etchant, where 0.5 < x < 2.04.0 < y < 10.0 are preferably chosen. Preferably, first patterning step is effected at a temperature T_1 , 20 preferably where $10^{\circ}\text{C} < T_1 < 30^{\circ}\text{C}$, during a time of a few minutes to a few tens of minutes, advantageously in a first etching bath. In this case, the photoresist layer 3 is preferably undercut, so that a projection B arises in the photoresist layer 3, said 25 projection having a depth t_1 , undercutting preferably being effected to an extent such that $t_1 > d_1$. This ensures that the Ag layer 21 is removed completely and without any residues where it is not covered photoresist. In this case, the Ni layer 30 essentially not attacked in the first patterning step. A first intermediate product resulting from the first patterning step with an Ag residual layer 211 as first residual layer partial sequence can be seen in figure 2.

35

5

In a second patterning step, proceeding from the first intermediate product from figure 2, the Ni layer 22 is etched using an aqueous solution of nitric acid (HNO₃)

as a second etchant, so that only an Ni residual layer 221 remains. 2.0 < z < 8.0 is preferably chosen for the volume ratio of $HNO_3:H_2O=1:z$. The second patterning step is effected at a temperature T_2 , preferably where $30^{\circ}C < T_2 < 50^{\circ}C$, preferably during less than ten minutes. In this case, a region of the Ni layer 22 that is located below the Ag residual layer 211 is removed, thus giving rise to a first projection A of the Ag residual layer 211, said projection having a depth t_2 . A second intermediate product resulting after the second patterning step can be seen in figure 3.

5

10

In a third patterning step, proceeding from the second intermediate product from Figure 3, the Ti layer 23 is 15 etched. In this case, the third etchant used is once again a chemical solution comprising hydrogen peroxide ammonium hydroxide (NH₄OH) and water which are preferably present in the same volume ratio as in the first etchant. The third patterning step may 20 be advantageously effected in the first etching bath. In this case, the Ag residual layer 211 is etched at the same time as the Ti layer to form an Ag final layer 212, so that the first projection A is dissolved, the Ni layer 22 is overetched, and the desired stepped profile is finally formed. In this case, the first 25 projection A firstly acts as a chemical mask which prevents a region of the Ti layer 22 that is located below the first projection A from being dissolved by the third etchant or which at least greatly slows down 30 such dissolution. Once the first projection A has been dissolved, the Ni residual layer 221, which is not attacked by the third etchant, acts as a conventional mask for the Ti layer 23. Since Ti is etched by the third etchant significantly more slowly than Ag, 35 undercut, i.e. a formation of a third projection of the Νi residual layer 221, is effectively prevented. shows a third intermediate product of method according to the invention resulting from the

third patterning step. In an advantageous manner, the photoresist layer 3 is also finally removed, thereby giving rise to the semiconductor chip 1 with a stepped profile formed according to the method according to the invention, which semiconductor chip can be seen in Figure 5.

5

The method according to the invention can also be applied advantageously when one or more intermediate layers are situated between the semiconductor chip 1 and the layer sequence 2 in which the stepped profile is intended to be formed.

It is also possible, in an advantageous manner, to 15 perform further patterning steps before, after or between the first, second and third patterning steps.

List of reference symbols

| l | Semiconductor chip |
|-----|-----------------------------------------|
| 2 | Layer sequence |
| 21 | Ag layer, first layer partial sequence |
| 22 | Ni layer, second layer partial sequence |
| 23 | Ti layer, third layer partial sequence |
| 211 | Ag residual layer |
| 212 | Ag final layer |
| 221 | Ni residual layer |
| 3 | Protective layer, photoresist layer |
| A | First projection |
| 3 | Second projection |